Online Internship on Full-custom ASIC Design and Verification

Download PDF for course content and registration process

Register for future batch


Course Description

This online, live, instructor-led Internship program provides an Introduction to ASIC Design and Verification Environment. It addresses the full custom design flow strategies to verify designs using Industry standard Mentor Graphics EDA tools. Some of the topics addressed include Design challenges & Optimization techniques in transistor model, various Analyses on transistor model like transient, DC and AC analysis, Post Layout simulation environment, issues of Place and Route in full custom designs and Physical Verification strategies using signoff Calibre tool for various Layout checks - DRC, LVS and PEX rule files.

This course combines lectures with lab exercises to reinforce the concepts.

Who can attend:

  • Students pursuing their UG/PG/Research

Pre-requisities:

  • Basics of Analog and Digital circuit designs
  • Basics of Transistor Models
  • Basics of Lambda based rules for Verification
  • Stick diagram, Layout basics

Course duration:

  • 1 month (1 hour per day)

What do I gain?

  • Full custom design flow
  • MOS switches and design
  • Transistor model -full custom design - Analysis, Power, area optimizations
  • VI Characteristics of MOS, Transmission Gates
  • MOSFET Combinational and sequential logic
  • Aspects of Physical Layout model and Its Challenges
  • SPICE Generation, Analysis and post layout simulations
  • Physical Verification Aspects

Download PDF for course content and registration process

Register for future batch

Need More Info ?

Contact us:
(For Students)
+91-9844182555
(For Corporates)
+91-8754722266

Email us: training@coreel.com

Admission Office:

(080) 4197 0445

Front Office:

(080) 4197 0400